Job offers: asic verification engineer colorado

Sponsored

Mechanical Project Engineer

The Judge Group :: Lawrenceville, Georgia :: over 30 days ago

... Manufacturing Company is looking for: POSITION: Mechanical Project Engineer LOCATION: Lawrenceville, Georgia SALARY: $80-90K DEGREE: Preferred EXPERIENCE: 5+ ... development, change control, configuration management, integration, validation, verification and qualification Knowledge in Mechanical Analysis ( Structural, Thermal etc.) by ...

ASIC Verification Engineer

Macropace Technologies :: San Jose, California :: 17 days ago

ASIC Verification Engineer San Jose, CA Full Time Position Job Description: 5 to 10 years of directly related industry experience in ASIC / SoC Verification Expert knowledge in UVM, which is an object-oriented Hardware verification language library based on System Verilog. Extensive architectural and verification knowledge of high performance bus ...

ASIC Verification Engineer - Hillsboro, OR

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Sr. OVM/UVM Verification Engineer Work Location: Hillsboro, OR Full Time Position Experience: 7+ Years Responsibilities: Should have strong experience in OVM / UVM IP/SOC Verification In ... of System Verilog OVM / UVM Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs full/constraint random ...

ASIC Verification Engineer - San Jose, CA

Macropace Technologies :: San Jose, California :: over 30 days ago

ASIC Verification Engineer San Jose, CA Full Time Position Job Description: 5 to 10 years of directly related industry experience in ASIC / SoC Verification Expert knowledge in UVM, which is an object-oriented Hardware verification language library based on System Verilog. Extensive architectural and verification knowledge of high performance bus ...

verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Design Verification Engineer Hillsboro, OR Full Time position Job Description: -In depth knowledge/experience of System Verilog OVM/UVM. -Experience & good understanding of asic/fpga pre-silicon verification concept ***. focus vs full/constraint random testing, coverage based verification, testbenching, ip vs fullchip testing. -Experience in ...

Sr. Asic Engineer

Panzer Solutions, LLC :: Santa Clara, California :: 11 days ago

Job Title : Sr. ASIC Engineer Location : Santa Clara, CA Duration : Fulltime Job Summary: Work on complex ASIC and FPGA designs for our point to multi-point wireless products ... area, and timing goals Collaborate with Chip Architecture, Design Verification, and Physical Design teams to achieve first tapeout success Write design ...

OVM/UVM Verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

OVM/UVM Verification Engineer Full Time Position Hillsboro, OR Job Description: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics In depth ... of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs full/constraint random ...

Verification Engineer - Folsom, CA

Macropace Technologies :: Folsom, California :: 15 days ago

Verification Engineer Folsom, CA Full Time Position Experience: 8-12 Yrs Job Description: Qualification: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in ... of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept i.e. focus vs full/constraint random ...

UVM Verification Engineer

Macropace Technologies :: Folsom, California :: over 30 days ago

... job description and let me know your if you are interested for this position. Verification Engineer Folsom, CA Full Time Position Job Description: ---------------------- ... of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs full/constraint random ...

Verification Engineer - Folsom, CA

Macropace Technologies :: Folsom, California :: 15 days ago

Verification Engineer Folsom, CA Full Time Position Experience: 8-12 Yrs Job Description: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in ... of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept i.e. focus vs full/constraint random ...

Various levels of experience.

Confidential :: San Diego, California :: 2 days ago

has multiple openings in San Diego, CA for various levels. R&D Engineer Firmware (FW01) to analyze, design, program, debug & modify software. R&D Engineer IC Design (IC03) to define, design, verify & document ASIC development. R&D Engineer Test (TE01) to prepare test & diagnostic programs, design test fixtures & ...

Design Manager - VLSI, Hillsboro, OR

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

... OR Job Description: Should have Business development experience in Semiconductor / VLSI domain Excellent Customer relationship management Should have experience in ASIC Design requirement analysis and fulfillment Program management of Design projects delivery Skills: ASIC design experience Project/Program Management experience Business ...

Software Test Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Software Test Engineer Hillsboro, OR Full Time Position Freshers also considered for this position Roles & Responsibilities: Should have knowledge with validation/verification Familiar with Windows or Linux platforms Any scripting experience Python/Shell/C++ etc Familiar with Software Development Life Cycle Able to develop/execute the Test ...

Digital Verification Engineer

LitePoint :: North Reading, Massachusetts :: 17 days ago

Requisition ID 11986BR Job Title Digital Verification Engineer Location Massachusetts - North Reading - Building 600 HR-MA022 Employment Category Regular Full Time Duties & Responsibilities The Teradyne Digital Tools and Technology Group (TTG) is responsible for developing, deploying and supporting the system verification environment used by ...

Software Test Engineer ( Dulles, VA ) 6651663

TalentPro :: Dulles, Virginia :: 4 days ago

Software Test Engineer ( Dulles, VA ) ******* 9 Month Contract Work within a design team to develop software systems for use in verification and validation of flight hardware designs. Minimum of 12 years experience designing and integrating software and hardware test systems for electronic and electrical systems. Experience with avionics/aerospace ...

Mixed signal verification engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Mixed Signal Validation Engineer Full Time Position Hillsboro, OR Job Description: In this position, you will be working as part of a ... using Verilog/VHDL 1 Year experience in developing verification collateral using SVTB based OVM/UVM or ... equivalent 6 Months+ industry experience in SOC/ASIC verification 6 Months+ experience in post-si debug ...

Get new jobs for this search to your email for free!

By registering the Job Alert you accept the provisions of our Terms of Use.

Page     1| 2| 3| 4| 5...