Job offers: staff asic design engineer irvine

Sponsored

QC/QA Manager

The Judge Group :: South Bend, Indiana :: over 30 days ago

... Quality and Food Safety Supervisors and technicians. DUTIES AND RESPONSIBILITIES Oversee HACCP and food safety, quality and sanitation programs, including implementation, staff training and documentation Provide plant food safety and quality leadership to QA department Provide communication between management and food safety, quality assurance and ...

Sponsored

Mechanical Project Engineer

The Judge Group :: Lawrenceville, Georgia :: over 30 days ago

... Manufacturing Company is looking for: POSITION: Mechanical Project Engineer LOCATION: Lawrenceville, Georgia SALARY: $80-90K DEGREE: Preferred EXPERIENCE: 5+ ... tools to support cost-effective technical solutions with heavy focus on platform design, reuse and knowledge-management utilizing the design data from existing products as ...

Sponsored
Procare USA

Registered Nurse - RN - Critical Care

Procare USA :: California :: over 30 days ago

... local per diem shifts and direct hire placement. Procare USA offers top pay and benefits. Each Medical Professional will be assigned to a dedicated Medical Recruiter who will find you the right position. Our Mission is to provide Medical Professionals with the best opportunities and staff our client healthcare facilities with top quality personnel!

VLSI Digital Architect

Wipro :: Austin, Texas :: 4 days ago

Mandatory Skills: ASIC Design Desirable Skills: ASIC Synthesis Job Description: Key skills required for the job are: ASIC Design (Mandatory) ASIC Synthesis Minimum work experience:> 10 Years Key skills required for the job are: ASIC Design (Mandatory) ASIC Synthesis Minimum work experience:> 10 Years Key skills required for the job are: ASIC ...

MTS ASIC/Layout Engineer - SCA0117

Advanced Micro Devices, Inc. :: Sunnyvale, California :: yesterday

... a wide range of microprocessors, graphic processing units & related products. Resumes are being accepted for the following position in San Diego, CA: MTS ASIC/Layout Engineer - SCA0117: Develop tests, test plans, & infrastructure to validate performance, power & software. Send resume w/ job title & code referenced to: AMD, ...

VLSI Engineer - Verification

Wipro :: San Jose, California :: 23 days ago

Mandatory Skills: ASIC Verification Job Description: Key skills required for the job are: ASIC Verification (Mandatory) SOC protocols - AXI and PCIe Minimum work experience:3 - 5 Years 1. Experience and knowledge in PCIe Serdes 2. Experience in UVM based Key skills required for the job are: ASIC Verification (Mandatory) SOC protocols - AXI and PCIe ...

Digital ASIC Design Engineers (San Diego, CA and Bay Area)

Qualcomm Europe :: San Diego, California :: 11 days ago

Job Id T******* Job Title Digital ASIC Design Engineers (San Diego, CA and Bay Area) Company - Division Qualcomm Technologies, Inc. - CDMA Technology Job Area Engineering - Hardware Location California - San Diego California - Santa Clara California - San Jose Overview Education Requirements Required: Bachelor's in Computer Science, Computer ...

ASIC Verification Engineer

Macropace Technologies :: San Jose, California :: over 30 days ago

ASIC Verification Engineer San Jose, CA Full Time Position Job Description: 5 to 10 years of directly related industry experience in ASIC / SoC Verification Expert knowledge in UVM, which is an object-oriented Hardware verification language library based on System Verilog. Extensive architectural and verification knowledge of high performance bus ...

ASIC Verification Engineer - Hillsboro, OR

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Sr. OVM/UVM Verification Engineer Work Location: Hillsboro, OR Full Time Position Experience: 7+ Years Responsibilities: Should have strong experience in OVM / UVM IP/SOC Verification In depth knowledge/experience of System Verilog OVM / UVM Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs ...

ASIC Verification Engineer - San Jose, CA

Macropace Technologies :: San Jose, California :: over 30 days ago

ASIC Verification Engineer San Jose, CA Full Time Position Job Description: 5 to 10 years of directly related industry experience in ASIC / SoC Verification Expert knowledge in UVM, which is an object-oriented Hardware verification language library based on System Verilog. Extensive architectural and verification knowledge of high performance bus ...

verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Design Verification Engineer Hillsboro, OR Full Time position Job Description: -In depth knowledge/experience of System Verilog OVM/UVM. -Experience & good understanding of asic/fpga pre-silicon verification concept ***. focus vs full/constraint random testing, coverage based verification, testbenching, ip vs fullchip testing. -Experience in ...

Low Power Design Engineer

Qualcomm Europe :: San Diego, California :: 15 days ago

Job Id E******* Job Title Low Power Design Engineer Post Date 04/12/2017 Company - Division Qualcomm Technologies, Inc. - CDMA Technology Job Area Engineering - Hardware Location California - San ... and logic design skills 3-5 years experience in low power digital ASIC design Tool Familiarity: Modelsim, VCS, Debussy, Spyglass, PowerArtist, ...

ASIC Verification Engineer - Mountain View, CA

Macropace Technologies :: Mountain View, California :: over 30 days ago

ASIC Verification Engineer Mountain View, CA Full Time Position Job Description: Good communication and interpersonal skills to work with different teams Verilog and C/C++ coding a must Makefiles, Perl scripting a must Chip/full system level ASIC Verification skills, and debug skills a must Debug using waveforms a must, Verdi source level debug a ...

Embedded Digital Design Engineer, Senior

Qualcomm Europe :: San Diego, California :: 24 days ago

Job Id E******* Job Title Embedded Digital Design Engineer, Senior - RF Front End Post Date 04/03/2017 Company - Division Qualcomm Technologies, Inc. - CDMA Technology Job Area Engineering - Hardware ... A minimum of 5 years of experience with the following skills: - ASIC design and verification experience including micro architecture, RTL ...

OVM/UVM Verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

OVM/UVM Verification Engineer Full Time Position Hillsboro, OR Job Description: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics In depth knowledge/experience of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs full/constraint ...

Senior Hardware Engineer (Brake Controls)

PRA Group :: Farmington, Michigan :: 4 days ago

Senior Hardware Engineer (Brake Controls) Farmington, MI SUMMARY OF THESR. HARDWARE ENGINEER (BRAKE CONTROLS) One of our long ... Hardware Engineer is primarilyresponsible for the design and development of brake electronics under time and ... component technologies is essential. Familiarity in ASIC development and/or testing is a plus. * Experience ...

Sr. Electrical Engineer

hermes-microvision :: San Jose, California :: over 30 days ago

... in HMI e-beam wafer inspection tools. The position is focused on analog and mixed signal circuit design and circuit simulation in both board level and IC level, print circuit board (PCB) layout, PCB prototyping, tuning and debugging, ASIC tapeout, pilot production, and technical document writing. The position may be involved in but not ...

Platform Validation Engineer

Tekforce Corporation :: Irvine, California :: 26 days ago

Platform Validation Engineer. Pls send resume to ********************* with salary expected and location. 1. Manage Palladium, ... device driver and automation deliverables to ASIC and FW team. 2. Make modifications (e.g. replace ... Skill set: - MS +12yrs - Actively worked on mapping design and bring up on Cadence Palladium in recent 5+ years ...

Get new jobs for this search to your email for free!

By registering the Job Alert you accept the provisions of our Terms of Use.

Page     1| 2| 3| 4| 5...