Job offers: vlsi engineer arizona

Sponsored

Mechanical Project Engineer

The Judge Group :: Lawrenceville, Georgia :: over 30 days ago

Job Description: Job Req # 403001 Consumer Products/Industrial Manufacturing Company is looking for: POSITION: Mechanical Project Engineer LOCATION: Lawrenceville, Georgia SALARY: $80-90K DEGREE: Preferred EXPERIENCE: 5+ Years Experience RELOCATION: No Relocation Available Responsibilities: Collaborate on joint definition and development of new ...

VLSI Digitial Back End Architect

Wipro :: Austin, Texas :: over 30 days ago

Mandatory Skills: VLSI Physical Verification Desirable Skills: VLSI Physical Place and Route Job Description: Key skills required for the job are: * VLSI Physical Verification (Mandatory) * VLSI Physical Place and Route * VLSI Physical Verification (Mandatory) * VLSI Physical Place and Route Minimum work experience:5 - 8 Years Roles & ...

VLSI Digital DFT And Test Architect

Wipro :: Austin, Texas :: over 30 days ago

Mandatory Skills: VLSI Design For Testability - DFT Desirable Skills: ATPG - VLSI Automatic Test Pattern Generation Job Description: Key skills required for the job are: * VLSI Design For Testability - DFT (Mandatory) * ATPG - VLSI Automatic Test Pattern Generation * ATPG Coverage analysis * DFT testplan and test architecture * membist insertion * ...

VLSI Digital DFT And Test Architect

Wipro :: Dallas, Texas :: 30 days ago

Mandatory Skills: VLSI Design For Testability - DFT Desirable Skills: VLSI-VERIFICATION PLANNING, Static Timing analysis Job Description: Key skills required for the job are: * VLSI Design For Testability - DFT (Mandatory) * VLSI-VERIFICATION PLANNING * Static Timing analysis min 10yrs exp in DFT. Should have good knowledge on scheduling/planning ...

VLSI Tech Lead - DFT

Wipro :: Dallas, Texas :: 30 days ago

Mandatory Skills: VLSI Design For Testability - DFT Desirable Skills: VLSI-VERIFICATION PLANNING, Static Timing analysis Job Description: Key skills required for the job are: * VLSI Design For Testability - DFT (Mandatory) * VLSI-VERIFICATION PLANNING * Static Timing analysis Should have good knowledge on scheduling/planning the tasks. Good customer ...

VLSI Digitial Back End Architect

Wipro :: Mountain View, California :: 29 days ago

Job Description: Key skills required for the job are: * VLSI Physical Design Planning (Mandatory) * VLSI Physical Place and Route * VLSI Physical Verification - DRC Minimum work experience:5 - 8 Years Key skills required for the job are: * VLSI Physical Design Planning (Mandatory) * VLSI Physical Place and Route * VLSI Physical Verification - DRC ...

VLSI Engineer - System Design

Wipro :: San Jose, California :: over 30 days ago

Mandatory Skills: VLSI Board testing Desirable Skills: VLSI Board Reliability Job Description: Should be conversant with usage of Test Equipments , Test Setups: EMC Analyzer ,Spectrum Analyzer,Anechoic Chambers,Traffic Generators,Power Amplifiers and Antennas Should be familiar and knowledgeable on all Global EMI/EMC Standards, NEBS Standards for ...

Project Lead VLSI

Wipro :: San Jose, California :: 3 days ago

Mandatory Skills: VLSI Board Design Desirable Skills: Project Management, ASIC Design Job Description: Development of at least 2 large FPGA from concept to production (spec, register definition and coding, Verilog RTL, synthesis, timing closure, debug, release to MFG)- PCIe design knowledge (Gen1 and Gen2 at minimum) - Knowledge of 10G serdes ...

verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Design Verification Engineer Hillsboro, OR Full Time position Job Description: -In depth knowledge/experience of System Verilog OVM/UVM. -Experience & good understanding of ... tools ***. Modelsim/Questasim/VCS/NCsim or debug tools ***. Verdi/Debussy. -Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics

OVM/UVM Verification Engineer

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

OVM/UVM Verification Engineer Full Time Position Hillsboro, OR Job Description: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics In depth knowledge/experience of System Verilog OVM/UVM. Experience & good understanding of ASIC/FPGA pre-silicon verification concept ***. focus vs full/constraint ...

Civil Design Engineer

D.N.A. Inc. :: Phoenix, Arizona :: over 30 days ago

Job Description: Phoenix, Arizona based small general Civil engineering & Land Surveying firm seeks Civil Design Engineer with current Arizona registration and Phoenix area experience for Associate/Partnership position. Applicant must be versed in all aspects of Civil Engineering design including water, sewer, traffic, hydrology & site ...

IT Security Engineer

CSAA Insurance Services LLC :: Glendale, Arizona :: 2 days ago

... before you apply Internal candidates: Please go to Workday and click "Find Jobs" link under Career Thank you for considering opportunities with us! Questions? TalentAcquisition@cs aa.com Job Title IT Security Engineer Requisition Number R1572 IT Security Engineer (Open) Location Glendale, Arizona Additional Locations Job Information

VLSI Digital Architect

Wipro :: Austin, Texas :: over 30 days ago

... 10 Years Key skills required for the job are: ASIC Design (Mandatory) ASIC Synthesis Minimum work experience:> 10 Years Roles & Responsibilities: Minimum Experience Required: Mandatory Skills: ASIC Design VLSI-VERIFICATION PLANNING, Hardware Designing, ASIC Design Desirable Skills: ASIC Synthesis Language Skills: English Language

ASIC Verification Engineer - Hillsboro, OR

Macropace Technologies :: Hillsboro, Oregon :: over 30 days ago

Sr. OVM/UVM Verification Engineer Work Location: Hillsboro, OR Full Time Position Experience: 7+ Years Responsibilities: Should have strong experience in OVM / UVM IP/SOC ... - System Verilog /OVM/UVM - IP/SOC Verification Qualification: Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics Thanks Macropace

UVM Verification Engineer

Macropace Technologies :: Folsom, California :: over 30 days ago

... below job description and let me know your if you are interested for this position. Verification Engineer Folsom, CA Full Time Position Job Description: ---------------------- Bachelor/Masters Degree in Electronic/Electrical Engineering with Major in VLSI/Microelectronics In depth knowledge/experience of System Verilog OVM/UVM. Experience & good ...

Geotechnical Engineer.

Professional Partners Group :: Tempe, Arizona :: 22 days ago

Growing Materials Testing consultant has an opening for a Geotechnical Engineer. Responsibilities: Field investigations including test borings and pits with soil classification. Conduct/oversee percolation tests ... Engineering required. Professional Engineer or ability to obtain Arizona P.E. within 6 months. 5+ years geotechnical / materials testing ...

Get new jobs for this search to your email for free!

By registering the Job Alert you accept the provisions of our Terms of Use.

Page     1| 2| 3| 4| 5...